


1/20

*Fig. 1*





Fig. 2

Pub. No. 920000222US1

*Fig. 3A*

4/20





Fig. 3B

*Fig. 3C*




Fig. 3D





Fig. 4A



9/20

```

ENTITY FXUCHK IS
    PORT(
        S_IN    : IN std_ulogic;
        Q_IN    : IN std_ulogic;
        R_IN    : IN std_ulogic;
        clock    : IN std_ulogic;
        fails    : OUT std_ulogic_vector(0 to 1);
        counts   : OUT std_ulogic_vector(0 to 2);
        harvests : OUT std_ulogic_vector(0 to 1);
    );
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;
4 5 3 { --!! Inputs
      --!! S_IN    => B.C.S;
      --!! Q_IN    => A.Q;
      --!! R_IN    => R;
      --!! CLOCK   => clock;
      --!! End Inputs
4 5 4 { --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;
4 5 5 { --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;
4 5 6 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;
4 5 7 { --!! End;

    ARCHITECTURE example of FXUCHK IS
    BEGIN
        ... HDL code for entity body section ...
    END;

```

4 5 0

4 4 0

4 5 1

4 5 8

Fig. 4C

10/20




Fig. 4D




Fig. 4E

100220-5462/60




Fig. 5A




Fig. 5B

FIG. 6A




Fig. 6A




Fig. 6B




Fig. 7




Fig. 8A
Prior Art




Fig. 8B
Prior Art

ENTITY FSM IS

```
PORT(
    ....ports for entity fsm....
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm state(0 to 2) <= ... Signal 801 ...

```

853 } --!! Embedded FSM : example_fsm;
859 } --!! clock      : (fsm_clock);
854 } --!! state_vector : (fsm_state(0 to 2));
855 } --!! states      : (S0, S1, S2, S3, S4);
856 } --!! state_encoding : ('000', '001', '010', '011', '100');
857 } --!! arcs        : (S0 => S0, S0 => S1, S0 => S2,
--!!                  (S1 => S2, S1 => S3, S2 => S2,
--!!                  (S2 => S3, S3 => S4, S4 => S0);
858 } --!! End FSM;

```

END;

Fig. 8C




Fig. 9